WEKO3
-
RootNode
アイテム
There is a newer version of this record available.
Discussions for Computer Hardware Constructors and Controlling Instructions
http://hdl.handle.net/10458/261
http://hdl.handle.net/10458/26153fe2a61-0a50-46d9-9b2d-0334d59056e2
| 名前 / ファイル | ライセンス | アクション |
|---|---|---|
KJ00002425533.pdf (508.1 kB)
|
|
| Item type | 紀要論文 / Departmental Bulletin Paper(1) | |||||
|---|---|---|---|---|---|---|
| 公開日 | 2007-06-28 | |||||
| タイトル | ||||||
| タイトル | Discussions for Computer Hardware Constructors and Controlling Instructions | |||||
| 言語 | en | |||||
| 言語 | ||||||
| 言語 | eng | |||||
| キーワード | ||||||
| 言語 | en | |||||
| 主題Scheme | Other | |||||
| 主題 | Non Neumann's machine, Buffer storage, Buffer transfer, Branch-functions, Data-pipeline, multi-valued executions | |||||
| 資源タイプ | ||||||
| 資源タイプ識別子 | http://purl.org/coar/resource_type/c_6501 | |||||
| 資源タイプ | departmental bulletin paper | |||||
| その他（別言語等）のタイトル | ||||||
| その他のタイトル | Discussions for Computer Hardware Constructors and Controlling Instructions | |||||
| 言語 | en | |||||
| 著者 |
Yuan, Yan
× Yuan, Yan× Wang, Kai× Wang, Qianyi× Aoyama, Tomoo |
|||||
| 抄録 | ||||||
| 内容記述タイプ | Abstract | |||||
| 内容記述 | Abstract To make computers speed-up without changing of clock periods, we discussed non Neumann's architecture and the instructions. We refer to buffer storages, branch-functions, and data-pipelines. For the buffer storage, we classify load/store instructions into two categories. One is executed surely, and it belongs to von-Neumann's instructions. Another is done possibly. It generates a buffer transfer action and belongs to non Neumann's. They don't give significant results logically but make fetch/store resources in high-speed. For branch-functions, we propose new branch instructions that give plural instruction-streams. We add an attribution to executions of instructions; that is fuzzy executions. As actuality of such fuzzy executions, we make a modeling for a brain-processing. For data-pipelines, we consider instructions to control pipeline stages of arithmetic resources by using clock phases. We evaluate the effects for polynomials, and show implicit parallel characters in the collective calculations. |
|||||
| 言語 | en | |||||
| 書誌情報 |
ja : 宮崎大学工学部紀要 en : Memoirs of Faculty of Engineering, University of Miyazaki 巻 32, p. 169-173, 発行日 2003-07 |
|||||
| 出版者 | ||||||
| 出版者 | 宮崎大学工学部 | |||||
| 言語 | ja | |||||
| 出版者 | ||||||
| 出版者 | Faculty of Engineering, University of Miyazaki | |||||
| 言語 | en | |||||
| ISSN | ||||||
| 収録物識別子タイプ | ISSN | |||||
| 収録物識別子 | 05404924 | |||||
| 書誌レコードID | ||||||
| 収録物識別子タイプ | NCID | |||||
| 収録物識別子 | AA00732558 | |||||
| 著者版フラグ | ||||||
| 出版タイプ | VoR | |||||
| 出版タイプResource | http://purl.org/coar/version/c_970fb48d4fbd8a85 | |||||
Share
Cite as
Yuan, Yan, Wang, Kai, Wang, Qianyi, Aoyama, Tomoo, 2003, Discussions for Computer Hardware Constructors and Controlling Instructions: 宮崎大学工学部, 169–173 p.
Loading...
